I. Introduction
Double-gated, fully depleted SO1 is one promising candidate technology for sub-20nm devices. Recently, efforts have been devoted to Quantum-Mechanical (QM) treatments of the charge behavior not only for the silicon substrate, but also for the polysilicon gate due to significant polysilicon quantization effects for scaled devices [1] [2] . Polysilicon quantization effects become significant for scaled devices with very-thin gate dielectrics since a deep quantum well is formed near the poly/oxide interface when an abrupt energy barrier exists due to high electric fields. As a result, carriers in the polysilicon are repelled from the interface for the depletion condition, leading to a negative voltage shift, which is the reverse of the QM quantization occurring in the silicon substrate [l] .
To date, however, 2-dimensional QM charge behavior in poly-gate influenced by the drain bias has not been reported. In this work, device simulation results based on a density gradient (DG) quantum-mechanical model [3] are used to quantify 2-D polysilicon quantization effects in the presence of drain bias for double-gate SOL
Polysilicon Quantization Effects
The schematic of a double-gate SO1 NMOS is shown in Fig. 1 . In this work, we assumed that L, = 20 nm, t,, = 5 nm, to, = 1 nm, Nd = 1 . 0~1 0~~ cm-3 and N, = 2 . 5~1 0 '~ ~m -~, which are chosen based on the 35 nm technology in the reference 14). . 0~1 0~~ ~m -~) and two different oxide thicknesses (to= = 1 and 2 nm) are assumed. As a result, polysilicon quantization effects seem not to he critical for Np = 5 . 0~1 0 '~ ~m -~; significant differences are not detectable in the electron distributions hetween the full and the partial DG models. In Fig. 3 , electron "pile-up" due t o the polysilicon quantization effect can be seen for higher gate dopant concentrations, Np > 1x1OZo ~m -~. This is because polysilicon depletion effects are much more dominant than the polysilicon quantization effect for the lower doping concentration. This implies that the use of full DG is not necessary for the lower N p . Meanwhile, significant differences can be observed in comparing the full DG and the partial DG for N p = 2 . 0~1 0~~ ~m -~. For highly-doped polysilicon, electrons in the gate are pushed away from the poly/oxide interface in the presence of the abrupt energy barrier, leading to carrier "pile-up" at 2-3 nm away from the interface. As a result, the effective oxide thickness obtained from the full DG theory becomes a few A thicker than the calculated values based on the classical approach.
For lower N p values, however, classical polydepletion is dominant rather than the quantization effect; devices which suffer noticeably from polydepletion effects, depending on gate length and dopant profiles (51, are shown in Fig. 4 . It should be noted that as the gate length is scaled down, the portion of the inversion capacitance decreases, while the potential drop (V,) increases, implying that device performance deterioration from the polydepletion effect will be more significant as devices continue to scale. In addition, for a laterally convex dopant distribution, as shown in Fig. 5 , more potential reduction occurs in the gate sidewalls, which is common when the gate dopant is boron (i.e. PMOS), since boron atoms in silicon have a tendency to diffuse towards adjacent oxide regions. On the contrary, for a concave dopant profile in which the dopant concentration has its peak at the sidewall, the potential in the edge is now higher than that of the inner poly region.
For higher Np values, the polysilicon quantization effect can he significant; Fig. 6 (a) shows the potential distribution in the lateral direction for N p = 2 . 0~ 1020 Note the potential drops at the gate edges due to the fringing field between the poly-gate and the source/drain regions. Also, note the potential difference between the full DG and the partial DG models (i.e. 0.06 V), which results from the polysilicon quantization effect. Fig. 6 (b) shows a potential "hump" near the poly/oxide interface owing to the QM effect in the poly-gate.
In order to estimate the impact of the polysilicon quantization on electrical properties of the device, gate capacitances are calculated using the full and the partial DG models. Calculated C-V curves are shown in 
Drain E n h a n c e d Poly Quantization Effects
Now, consider the drain bias effect to the polysilicon quantization cffects. When bias is applied to the drain, thc vertical field in the poly-gate near the drain region is reduced by the drain-induced lateral field. Thus, both the electron concentration in the silicon inversion and the depletion in the poly-gate near the drain are reduced, which leads to an abrupt rise in QM charge. Fig. 8 shows electron contours within the polysilicon region for 1'4 = 0 and 1 V (VgS = 1 V); the carrier "pile-up" occurs at 2-3 nm away from the poly/oxide interface for Vd = 0 V. Note that the carrier pile-up is enhanced for Vd = 1 V; the Electron peak is located at -2 nm away from the intcrface and the concentration is higher (i.e.
. 3~1 0~~
~: m -~) than that for V, = 0 V (i.e. 2.1 x 10'' ~m -~) .
This 2-D charge behavior can be explained using an equivalent circuit approach, as shown in Fig. 9 . The depletion width is reduced and the depletion capacitance (C,) near the drain is increased for positive drain bias due to the rise of the channel potential near the drain, Vedr which enhances the QM quantization effects near the interface. As a result, more electrons are pushed away from the interface, leading to a quantum mechanical potential rise (AV,,), as shown in Fig. 9(b) . AVQM near the source region is also increased since the channel potential ncar the source, V, , is pulled up by the drain field effect, especially for short channel devices. As a result, the effective gate voltage (V,,,,,,) near the source becomes greater in the presence of the drain bias because AV,, increases due t o the QM effects in poly-gate. This implies that the variation of threshold voltage with drain bias, the so called drain-induced barrier lowering (DIBL) effect, becomes severe due to polysilicon quantization effects. Fig. 10 shows the electron and potential distributions in the vertical direction in the presence of drain bias, V, = 1 V. The electron concentration in the substrate decreases when the bias is applied to the drain, while the electron concentration in the poly-gate increases, as shown in Fig. lO(a) . The potential rise in the poly/oxide interface is about 0.1 V for Vd = 1 V in the center of the channel, as shown in Fig. 10(b) . Electron and potential distributions along the lateral direction near the poly/oxide interface are position-dependent for the drain bias, as represented in Fig. 11 .
The calculated drain currents show that the potential rise near the source contributes an increase of effective gate voltage (V,,,,,,) and negative shift of threshold voltage (V'), as shown in Fig 12. This drain bias-enhanced polysilicon quantization effect is more significant for short gates, since the drain field can easily penetrate to the source end of the channel; in turn the potential change in the channel near the source affects the QM charge in the polysilicon. Hence, a rise of Vg.,.,, and negative shift of VT by the drain field are more severe for the shorter gate devices. As shown in Fig. 13 , the potential rise in the poly near the sourcc is -0.1 V for L, = 20 nm, while it is only 0.02 V for L, = 80 nm.
This effect can he reduced in asymmetric double-gate SO1 structures with n+ and p+ poly gates because electrons that pile up in n+ poly-gate can be compensated by holes that pile up in the opposite p+ poly-gate.
IV. Conclusions
Important quantum-mechanical poly quantization effects are demonstrated that reduce inversion capacitance and accentuate short-channel (DIBL) effects in fully depleted double gate SO1 devices. Without considering the polysilicon quantization effects, -20 % over-estimated gate capacitance is predicted with L, = 20 nm, t,; = 5 nm and to, = 1 nm. The polysilicon quantization effect is shown to be enhanced by the drain bias, which implies that DIBL of double-gate SO1 is significant due t o these effects. The QM effects become worse with increased gate doping, implying ultimate limitations in using polysilicon gates for sub-20 nm DG/FD SOI. Even highly-doped polysilicon gates degrade device performance for sub-20 nm DG/FD SO1 due t o the polysilicon quantization effects, just as low-doped polysilicon gates degrade performance due to polydepletion effects. . .
.$E channel direction (nm) - Fig. 13 . Channel length dependent drain field effects on polyrilicon quanriration, potential distnbutians along the polyloxide interface for Lg = 20 and 80 nm. Note that potential rise near the source is significant for Lg = 20 nm, implying worse rhon-channel effects (i.e. DIBL) for rhoncr gales due to polysilion quantization effects.
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